PATENT ABSTRACTS OF JAPAN

(11)Publication number:

08-186481

(43) Date of publication of application: 16.07.1996

(51)Int.CI.

H03K 17/00 H03K 17/16 H04B 1/10

H04B 1/10 H04B 1/18 H04N 5/268

(21)Application number : 06-326700

(71)Applicant: MATSUSHITA ELECTRIC IND CO

LTD

(22)Date of filing:

28.12.1994


(72)Inventor: MIURA TAKAYUKI

(54) CROSSTALK ELIMINATION CIRCUIT FOR ANALOG SWITCH

(57)Abstract:

PURPOSE: To suppress the occurrence of a crosstalk in an analog switch by using a grounded-collector transistor(TR) in each input of the analog switch and connecting its emitter resistance to the stitching output of the analog switch.

CONSTITUTION: When an analog switch 1 selects the signal of an input TR 2, an emitter resistance 4 is connected to the TR 2 through the switch 1, and the signal of the TR 2 appears in the output. At this time, an input TR 3 is cut off because the emitter resistance is not connected. However, a finite impedance exists also on the input side which is not selected by the switch 1, and some signal appears there by this impedance; but it is attenuated by a capacitor 6. When the analog switch 1 selects the signal of a TR 3, the capacitor 6 is set to such value that its influence is insignificant because the impedance of the resistance 4 is low. At this time, the TR 2 which is not selected by the switch 1 is cut off, and the signal is attenuated by a capacitor 5.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision

of rejection]
[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office